# Getting Started with CUDA C/C++

Michael Wang UniMelb/NVIDIA

# Thank You to Our Sponsors










SWINBURNE UNIVERSITY OF TECHNOLOGY

HEHRINGTOOL






# **GPGPU Co-Processing**



# ONCE UPON A TIME...

# Past Massively Parallel Supercomputers





**Thinking Machine** 



Goodyear MPP








MasPar








## 1.31 TFLOPS on DGEMM




# Leveraging The Power of Graphics










# **GPGPU Co-Processing**

# Low Latency vs High Throughput




DRAM



#### CPU

- Optimized for low-latency access to cached data sets
- Control logic for out-of-order and speculative execution




#### GPU

- Optimized for data-parallel, throughput computation
- Architecture tolerant of memory latency
- More transistors dedicated to computation

# Low Latency or High Throughput?



- CPU architecture must minimize latency within each thread
- GPU architecture hides latency with computation from other thread warps



# K20X: 3x Faster Than Fermi






# **GPUs: Two Year Heart Beat**








# **CUDA Parallel Computing Platform**





# Getting Started with CUDA






# **GPU Accelerated Science Applications**




#### Over 110+ Accelerated science apps in our catalog. Just a few:




AMBER



GROMACS



LAMMPS



### www.nvidia.com/teslaapps



NWChem

# GPU Accelerated Workstation Applications

## Fifty accelerated workstation apps in our catalog. Just a few:



#### AUTODESK INVENTOR 2012



Maximize your design potential. learn more >

#### DASSAULT SYSTEMES CATIA



The proven combination for perfect designs. learn more >

#### DASSAULT SYSTEMES SOLIDWORKS



#### SIEMENS NX



The right solutions. The right decision. learn more >

#### PTC CREO PARAMETRIC 2.0




www.nvidia.com/object/gpu-accelerated-applications.html



# **3 Ways to Accelerate Applications**





# Why should you use libraries?



## No need to reinvent the wheel

- Implement complex algorithms
- Deal with details of the platform

## High Performance


- Layers of optimizations
- In depth knowledge of architecture

## Low Maintenance

- Rigorous testing/quality-assurance
- Have someone to file bugs against



# **GPU Accelerated Libraries** "Drop-in" Acceleration for your Applications





# **Explore the CUDA (Libraries) Ecosystem**



 CUDA Tools and Ecosystem described in detail on NVIDIA Developer Zone:


developer.nvidia.com/cuda-tools-ecosystem

 Watch GTC On Demand Talks
 www.gputechconf.com/gtcnew/on-demandgtc.php




# **3 Ways to Accelerate Applications**





# **OpenACC Directives**





Your original Fortran or C code

# **OpenACC Specification and Website**

- Full OpenACC 1.0 Specification available online
- openacc.org
- OpenACC 2.0 Specification recently announced
  Available for public comment
- Implementations available from PGI, Cray, and CAPS



#### The OpenACC<sup>™</sup> API QUICK REFERENCE GUIDE


The OpenACC Application Program Interface describes a collection of compiler directives to specify loops and regions of code in standard C, C++ and Fortran to be offloaded from a host CPU to an attached accelerator, providing portability across operating systems, host CPUs and accelerators.

Most OpenACC directives apply to the immediately following structured block or loop: a structured block is a single statement or a compound statement (C or C++) or a sequence of statements (Fortran) with a single entry point at the top and a single exit at the bottom.




# **3 Ways to Accelerate Applications**





# **GPU Programming Languages**





# Programming a CUDA Language



## CUDA C/C++

- Based on industry-standard C/C++
- Small set of extensions to enable heterogeneous programming
- Straightforward APIs to manage devices, memory etc.
- We run a half-day to full day CUDA EASY Workshop that introduces CUDA C/C++ and OpenACC (for C)
  - Fully interactive, with hands-on demos
  - More details on this at the end!

# Prerequisites




- You (probably) need experience with C or C++
  - Our CUDA EASY Workshops assume ZERO actual C/C++ experience, but a working understanding of programming (e.g. MATLAB, R, Mathematica)
- You don't need GPU experience
- You don't need parallel programming experience
- You don't need graphics experience

# CUDA 5 Toolkit and SDK www.nvidia.com/getcuda



#### CUDA 5 PRODUCTION RELEASE NOW AVAILABLE

The CUDA 5 Installers include the CUDA Toolkit, SDK code samples, and developer drivers. Want to know more about CUDA 5 features? Visit the CUDA Toolkit Page Try CUDA 5 and share your feedback with us!.




MAC OS X: CUDA 5.0 Production Release Getting Started Guide Release Notes

# **Heterogeneous Computing**



- Terminology:
  - *Host* The CPU and its memory (host memory)
  - Device The GPU and its memory (device memory)



# **Vector Addition - CUDA C**



#### Standard C Code

## CUDA C Code

```
void vecAddCPU (int n,
    float *a,
    float *b,
    float *c)
```

}

```
for (int i = 0; i < n; ++i)
    c[i] = a[i] + b[i];</pre>
```


// Perform vecAddCPU on 1M elements
vecAddCPU (4096\*256, a, b, c);

```
_global__
void vecAddGPU (int n,
                    float *a,
                    float *b.
                    float *c)
  int i = blockIdx.x*blockDim.x +
          threadIdx.x;
  if (i < n) c[i] = a[i] + b[i];
}
// Perform vecAddGPU on 1M elements
vecAddGPU<<<4096,256>>>(n, a, b, c);
```

# Parallelism on a GPU - CUDA Blocks



- A function which runs on a GPU is called a "kernel"
- Each parallel invocation of a function running on the GPU is called a "block"
  GridO



- A block can identify itself by reading blockIdx.x
  - In the above example, gridDim.x = N

# Parallelism on a GPU - CUDA Threads



threadIdx.x = M - 1

# • Each block is then broken up into "threads" BOCKO

threadIdx.x = 2

threadIdx.x = 0

A thread can identify itself by reading threadIdx.x

threadIdx.x = 1

- The total number of threads per block can be read with blockDim.x
  - In the above example blockDim.x = M

# Why threads and blocks?




# Threads within a block can

- Communicate very quickly (share memory)
- Synchronize (wait for all threads to catch up)

# Why threads and blocks?






- Why break up into blocks?
  - A block cannot be broken up among multiple SMs (streaming multiprocessors), and you want to keep all SMs busy.
  - Allows the HW to scale the number of blocks running in parallel based on GPU capability

# **Controlling Parallelism in Kernel**





vecAddGPU<<<<1024,1024>>>(a, b, c, n)
vecAddGPU<<<2048,512>>>(a, b, c, n)
vecAddGPU<<<4096,256>>>(a, b, c, n)

### Kepler GK110 Block Diagram





### **VecAdd CPU Function**



void vecAddCPU (int n, float \*a, float \*b, float \*c) {

### VecAdd GPU Kernel



```
__global___
void vecAddGPU (int n, float *a, float *b, float *c) {
    int i = blockIdx.x*blockDim.x + threadIdx.x;
    if (i < n)
        c[i] = a[i] + b[i];
}</pre>
```


### VecAdd GPU Kernel





### VecAdd GPU Kernel





### VecAdd GPU Kernel - Data Accesses




```
__global___
void vecAddGPU (int n, float *a, float *b, float *c) {
    int i = blockIdx.x*blockDim.x + threadIdx.x;
    if (i < n)
        c[i] = a[i] + b[i];
}
Let's work with 30 data elements
    Broken into 3 blocks, with 10 threads per block
So, blockDim.x = 10
```

### VecAdd GPU Kernel - Data Accesses



```
___global___
void vecAddGPU (int n, float *a, float *b, float *c) {
    int i = blockIdx.x*blockDim.x + threadIdx.x;
    if (i < n)
        c[i] = a[i] + b[i];
}
                                               10 threads (hamsters)
                                                each with a different
    For blockIdx.x = 0
      • i = 0 * 10 + threadIdx.x = \{0, 1, 2, 3, 4, 5, 6, 7, 8, 9\}
    For blockIdx.x = 1
      • i = 1 * 10 + threadIdx.x = \{10, 11, 12, 13, 14, 15, 16, 17, 18, 19\}
    For blockIdx.x = 2
       • i = 2 * 10 + threadIdx.x = \{20, 21, 22, 23, 24, 25, 26, 27, 28, 29\}
```



Come to Luke's talk after lunch

### How to get started?




### Profile your existing CPU code

- Look for the time hogs!
- Is it a good candidate?
  - Nested loops, lots of parallelism, data independence..
- Don't have to port the whole code at once!
  - Port in steps
  - Analyze, Parallelize, Optimize, Deploy!

# NVIDIA<sup>®</sup> Nsight<sup>™</sup> Eclipse Edition for Linux and MacOS

🛙 🐑 linthig - Photostatisty Photostat - Miller	144 C				
				0.18s	
	THE R LANSING BOUNDARY	C. Sautoni			
Disease (CC+ Application) Tenderbehan (II) (Americal Dispersion: Sep) *** Loss transition II Book (CO) Woods transition II Book (CO)	to in A on them? * ■ Reconstructions income PERSON Reconstructions	Destrict	and the second	28.1.11	
<ul> <li>British Swaat Librit Book 2008</li> <li>Book 2012 Juni (1204 Addae 704444)</li> <li>British (1204 Juni (1204 Addae 70444))</li> </ul>		International States	<ul> <li>Radinas acristi (antri 11)</li> <li>Radinas acristi (antri 11)</li> <li>Radinas acristi (antri 11)</li> <li>Radinas acristi (antri 11)</li> </ul>		
Name of B.	Contraction of the	- II Drawne is a	caritientar 10 Pers	PARK 32	
and in the disection of the second se		245.04*			
<pre>Mer () i = Ammer (iii) = = for the methods (i) iii = the methods (iii) = iii = the methods (iii) Ammer (iiii) = the methods (iii) = the methods = 1; i = the methods (iii) = methods (iii) = methods (iii) for methods (iiii) = methods (iii) = methods (iii) for methods (iiii) = methods (iii) = methods (iii)</pre>	4	Ram Ram Ram Ram Ram Ram Ram Ram Ram Ram	Typusisedu.u.e 4 1-0170215 4+4122 9+4122 9+40 9+40 4 100000 4 100000 6 100000 6 100000	Trubuster reference weige weige weige reference de menter de de de de de de de de de de	
General R	<ul> <li>二、当該副員 法基本で</li> </ul>	- 11 10.00	-	and the second s	
utens()()- kulturing()kultur deling tungin-throughd hatt come n number in butenness with (nume, yrings)		Mart Mart Mate	227997 2 1000210	-0-18180 8 1048273	





#### **CUDA-Aware Editor**

- Automated CPU to GPU code refactoring
- Semantic highlighting of CUDA code
- Integrated code samples & docs

### **Nsight Debugger**


- Simultaneously debug CPU and GPU
- Inspect variables across CUDA threads
- Use breakpoints & single-step debugging

### **Nsight Profiler**

- Quickly identifies performance issues
- Integrated expert system
- Source line correlation

#### developer.nvidia.com/nsight







#### **CUDA Debugger**

- Debug CUDA kernels directly on GPU hardware
- Examine thousands of threads executing in parallel
- Use on-target conditional breakpoints to locate errors

#### **CUDA Memory Checker**

Enables precise error detection

#### **System Trace**

- Review CUDA activities across CPU and GPU
- Perform deep kernel analysis to detect factors limiting maximum performance

#### **CUDA Profiler**

Advanced experiments to measure memory utilization, instruction throughput and stalls

### **NVIDIA Visual Profiler**



- 0

						10	2,272
C *dct8x8.vp 🛙					Properties 22	📕 Detail Graphs	C
	161.7 ms	161.8 ms	161.9 ms	162 ms	CUDAkernel1DCT(float*, int, int, int)		
E Process: 11119					Name		Value
Thread: -1494415584					Start		161.329 ms
Runtime API				cudaMemcpy2D	Duration		106.132 µs
Driver API					The Provide Street Street		Comparison of the second
E [0] GeForce GTX 480					Grid Size		[64,64,1]
Context 1 (CUDA)					Block Size		[8,8,1]
T MemCpy (HtoD)					Registers/Thr	ead	14
"I" MemCpy (DtoH)				Memcpy DtoH [sync]	Shared Mem	ory/Block	512 bytes
T MemCpy (DtoD)	S.				- Memory		
🖃 Compute	CUDAkemelQua	CUDAkemel1IDCT(float*, i	nt		Global Lo	ad Efficiency	n/a
7 0.7% [101] CUD						are Efficiency	100%
9 0.3% (10) CUDAk	and the second se						include contraction of the second
T 0.0% [2] CUDAke	CUDAkernelQua				DRAM Util	zation	10.9% (18.4)
9 0.0% [1] CUDAke		CUDAkemel1IDCT(float*, i	nt		<ul> <li>Instruction</li> </ul>		
V 0.0% [1] CUDAke					Branch Di	vergence Overhe	0%
7 0.0% [1] CUDAke					Total Repl	ay Overhead	£ 51%
W 0.0% [1] CUDAke					Shared Me	emory Replay Ov	0%
₩ 0.0% [1] CUDAke						mory Replay Ove	6 51%
E Streams			_			che Replay Overt	0%
Stream 1	CUDAkernelQua	CUDAkernel1IDCT(float*, i	nt	Memopy DtoH [sync]		INCH DOVID YOUND ON DOVING	0%
						he Replay Overhe	0%
-		Cano.			- Occupancy		

#### Analysis 🕴 📷 Details 🗰 Console 📷 Settings

Reset All D. Analyze All		Analysis Results				
Timeline	0	High Branch Divergence Overhead [ 35.1% avg, for kernels accounting for 1.9% of compute ] Divergent branches are causing significant instruction issue overhead.	More			
Multiprocessor	0	High Instruction Replay Overhead [ 46.6% avg, for kernels accounting for 39.1% of compute ] A combination of global, shared, and local memory replays are causing significant instruction issue overhead.	More			
Kernel Memory	0	High Global Memory Instruction Replay Overhead [ 45.9% avg, for kernels accounting for 39.1% of c				
Kernel Instruction	0	Non-coalesced global memory accesses are causing significant instruction issue overhead.	More			

### Links to get started



- Get CUDA: <u>www.nvidia.com/getcuda</u>
- Nsight IDE: <u>www.nvidia.com/nsight</u>
- Programming Guide/Best Practices...
  - docs.nvidia.com
- Questions:
  - NVIDIA Developer forums <u>devtalk.nvidia.com</u>
  - Search or ask on <u>www.stackoverflow.com/tags/cuda</u>
- General: <u>www.nvidia.com/cudazone</u>

### Local Meetup Group



# Monthly get-togethers Talks / Guest Speakers Prizes

www.meetup.com/Melbourne-GPU-Users/

m.wang@unimelb.edu.au

### Last of all, and BEST of all...



<u>Sign up</u> for the next CUDA EASY Workshop, happening at:

Swinburne University Monash University University of Melbourne ...your Uni... ...your company...

FREE!

<u>m.wang@unimelb.edu.au</u> <u>mignonep@unimelb.edu.au</u>